

- **max 10 words may be read out as a whole (i.e. 20 bytes)**
- **first 160 bits can be addressed bitwise (i.e. the whole map)**

Name	Address	Type	Description	Note
module ID LSB	1 LSB	R	module identification lower byte	module ID is 0040 <sub>hex</sub>
module ID MSB	1 MSB	R	module identification upper byte	
firmware LSB	2 LSB	R	firmware version lower byte	3 <sub>hex</sub>
firmware MSB	2 MSB	R	firmware version upper byte	
status LSB	3 LSB	R, W RAM	module status lower byte <b>bit 0</b> – EEPROM write enable	
status MSB	3 MSB	R	module status upper byte <b>bit 0</b> - 0 normal mode - 1 init mode <b>bit 1</b> - 1 at the next EEPROM write attempt all data will be saved to EEPROM - 0 at the next write attempt received data will be written to RAM only <b>bit 2</b> – reserved <b>bit 3</b> – reserved <b>bit 4</b> - 0 <b>bit 5</b> - 1 <b>bit 6</b> - 0 <b>bit 7</b> - 1	
<b>address</b>	4 LSB	R,W EEPROM	module address	The changes will become active only after module restart (the register is written immediately, but the new address is effective after restart)
baud rate (communication speed)	4 MSB	R,W EEPROM	no parity 10 <sub>dec</sub> ... 1200 bps 11 <sub>dec</sub> ... 2400 bps 12 <sub>dec</sub> ... 4800 bps 13 <sub>dec</sub> ... 9600 bps 14 <sub>dec</sub> ... 19200 bps 15 <sub>dec</sub> ... 38 400bps 16 <sub>dec</sub> ... 57 600bps 17 <sub>dec</sub> ... 115 200bps	The changes will become active only after module restart (the register is written immediately, the new baud rate is effective after restart)
<b>input states</b>	5 LSB	R,RAM	readouts of the inputs	bit 0...input DI1 .. bit 7...input DI8
latched value	5 MSB	R, RAM	cached values	reset of individual bits: disable and enable the

			<p><b>0</b> – if since latch enable the latched state has not been detected at the input</p> <p><b>1</b> - if since latch enable the latched state has been detected at the input</p>	<p>corresponding bits – see register <b>latch enable</b></p> <p>bit 0...input DI1</p> <p>..</p> <p>bit 7...input DI8</p>
latch state	6 LSB	R,W EEPROM	<p>state to be caught</p> <p><b>0</b> – log. 0</p> <p><b>1</b> - log. 1</p>	<p>bit 0...input DI1</p> <p>..</p> <p>bit 7...input DI8</p>
reserved	6 MSB		not used	
reserved	7 LSB		not used	
latch enable	7 MSB	R,W RAM	<p>latch function enable for each input – if set to <b>1</b> the <b>latched value</b> bit goes to 0 and stays so until the latched value is detected;</p> <p>after RESET the register is set to 0</p>	<p>reset the <b>latched value</b> register bits to 0 by changing the value of <b>latch enable</b> bits from 0 to 1 (= disable and enable latching for individual bits)</p> <p>bit 0...input DI1</p> <p>..</p> <p>bit 7...input DI8</p>
uptime 1	8 LSB	R	time in seconds since module power-up or reset	LSB
uptime 2	8 MSB	R		
uptime 3	9 LSB	R		
uptime 4	9 MSB	R		MSB
number of EE write cycles 1	10 LSB	R	number of EEPROM writing cycles (address, baud rate, range...), just for information	counter 0...FFFE; no overflow. When FFFE is reached, the counter stops.
number of EE write cycles 2	10 MSB	R		