

- **max 19 words may be read out as a whole (i.e. 38 bytes)**
- **the first 304 bits can be addressed bitwise (i.e. the whole map)**
- **supported modbus functions – F01, F03, F15, F16**

Name	Address	Type	Description	Note
module ID LSB	1 LSB	R	module identification lower byte	module ID is 8056hex
module ID MSB	1 MSB	R	module identification upper byte	
firmware LSB	2 LSB	R	firmware version lower byte	FW version (in dec) corresponds with version of this document; for example: FW 13h (19 dec) = document V01900, first three digits: FW version, remaining two digits: document revision
firmware MSB	2 MSB	R	firmware version upper byte	
status LSB	3 LSB	R, W RAM	module status lower byte <b>bit 0</b> – EEPROM write enable <b>bit 1</b> – enable SW reset <b>bit 2</b> – central write disable (all RW registers) <b>bit 4</b> – EEPROM init <b>bit 5</b> – calibration offset <b>bit 6</b> – calibration span <b>bit 7</b> – calibration enable	<b>EEPROM init</b> is enabled when the INIT switch was ON at power-up, and switched OFF before bit 4 was set to 1 (indicated by bit 2 in status MSB) <b>SW reset</b> Enables device restart (see register 1002) <b>calibration</b> is enabled when the INIT switch was ON at power-up, and switched OFF before bit 7 was set to 1 (indicated by bit 3 in status MSB) <b>calibration offset</b> change bit 7 from 1 to 0 and set bit 5 to 1 <b>calibration span</b> change bit 7 from 1 to 0 and set bit 6 to 1
status MSB	3 MSB	R	module status upper byte <b>bit 0</b> - 0 normal mode - 1 init mode <b>bit 1</b> - 1 at the next EEPROM write attempt all data will be saved to EEPROM - 0 at the next write attempt received data will be	

			written to RAM only <b>bit 2</b> EEPROM initialised <b>bit 3</b> calibration enabled <b>bit 4</b> – central write disable <b>bit 5</b> – SW reset enable <b>bit 6</b> - 0 <b>bit 7</b> - 1	
<b>address</b>	4 LSB	R,W EEPROM	module address (0x01)	<b>!!!</b> The changes will become active only after module restart (the register is written immediately, but the new address is effective after restart)
baud rate (comm speed)	4 MSB	R,W EEPROM	no parity 10 <sup>dec</sup> ... 1200 bps 11 <sup>dec</sup> ... 2400 bps 12 <sup>dec</sup> ... 4800 bps 13 <sup>dec</sup> ... 9600 bps 14 <sup>dec</sup> ... 19200 bps 15 <sup>dec</sup> ... 38400 bps 16 <sup>dec</sup> ... 57600 bps 17 <sup>dec</sup> ... 115200 bps	<b>!!!</b> The changes will become active only after module restart (the register is written immediately, the new baud rate is effective after restart)
input range for inputs 1, 2	5 LSB	R,W EEPROM	<b>1 ... Pt1000</b> (-50 to 150 °C) (-5000 to 15000), <b>divide by 100</b> to get the correct value <b>2 ... voltage 0 V ... 10 V</b> (0 to 10000), <b>divide by 1000</b> to get the correct value <b>3 ... resistance 0 ... 1600 Ohm</b> (0 to 16000), <b>divide by 10</b> to get the correct value <b>4 ... current 0 ... 20 mA</b> (0 to 20000), <b>divide by 1000</b> to get the correct value	bit 0 to bit 3: input 1 bit 4 to bit 7: input 2
input range for inputs 3, 4	5 MSB	R,W EEPROM	(AI 1-8: internal resistor 125 Ohm must be connected via DIP switch)	bit 0 to bit 3: input 3 bit 4 to bit 7: input 4
input range for inputs 5, 6	6 LSB	R,W EEPROM	<b>5 ... resistance 0 – 5000 Ohm</b> (0 to 50000), <b>divide by 10</b> to get the correct value.	bit 0 to bit 3: input 5 bit 4 to bit 7: input 6
input range for inputs 7, 8	6 MSB	R,W EEPROM		bit 0 to bit 3: input 7 bit 4 to bit 7: input 8
input 1 value	7 LSB, 7 MSB	R	0 to maximum range, see above (0 ... 65535 <sup>dec</sup> ; 0000 – FFFF <sup>hex</sup> )	Measured values on input channels
input 2 value	8 LSB, 8 MSB	R		
input 3 value	9 LSB, 9 MSB	R		

input 4 value	10 LSB, 10 MSB	R		
input 5 value	11 LSB, 11 MSB	R		
input 6 value	12 LSB, 12 MSB	R		
input 7 value	13 LSB, 13 MSB	R		
input 8 value	14 LSB, 14 MSB	R		
channels	15 LSB	R	<p>Measured channels</p> <p><b>log. 0</b> on bit means that the respective channel <b>will not</b> be sampled</p> <p><b>log. 1 ...</b> means that the respective channel <b>will be</b> sampled</p> <p><b>bit 0</b> input channel 1 (AI1)</p> <p><b>bit 1</b> input channel 2 (AI2)</p> <p>...</p> <p><b>bit 7 ...</b> input channel 8 (AI8)</p>	Not implemented yet
reserved	15 MSB			
uptime 1	16 LSB	R	time in seconds since module power-up or reset	LSB
uptime 2	16 MSB	R		
uptime 3	17 LSB	R		
uptime 4	17 MSB	R		MSB
number of EE write cycles - values 1	18 LSB	R	number of EEPROM writing cycles (address, baud rate, range...), just for information	counter 0...FFFE; no overflow. When FFFE is reached, the counter stops.
number of EE write cycles - values 2	18 MSB	R		
number of EE write cycles - calibration 1	19 LSB	R	number of EEPROM writing cycles - calibration	counter 0...FFFE; no overflow. When FFFE is reached, the counter stops.
number of EE write cycles - calibration 2	19 MSB	R		
uptime	1000 LSB 1000 MSB 1001 LSB 1001 MSB	R	Uptime [s]	
SW reset	1002 LSB 1002 MSB	R, W RAM	Writing of a non-zero value executes SW reset (function must be enabled in Status LSB bit 1).	
serial number	1003 LSB 1003 MSB 1004 LSB 1004 MSB	R	Module serial number	

serial port settings	1005 LSB	R, W EEPROM	Settings of serial port <b>bits 0,1</b> – parity 0 – none 1 – even 2 – odd <b>Bit 2</b> – 0 – one stopbit 1 – two stopbits	<b>!!!</b> The changes will become active only after module restart (the register is written immediately, but the new address is effective after restart)
reserved	1005 MSB	R		
DIP switch	1006 LSB	R	Actual value of the addressing DIP switch – for diagnostics only	
reserved	1006 MSB	R		